

A

ASSISTANT COMMISSIONER OF PATENTS

WASHINGTON, D.C. 20231

TRANSMITTED HERewith FOR FILING IS A
U.S. PATENT APPLICATION FOR:

Inventor(s): Yoshio HIGUCHI

BIASING/ERASING OSCILLATION CIRCUIT FOR
MAGNETIC TAPE RECORDING APPARATUS

Attorney Docket No.: P-98F2

Enclosed are:

- ☒ Specification, claims, Abstract (in English)
☒ 6 sheet(s) of drawings
☒ FORMAL ☐ INFORMAL
☐ An Assignment of the Invention
☒ A Declaration and Power of Attorney (signed Declaration and Power of Attorney to follow).
☐ A Verified Statement to establish small entity status under 37 CFR 1.9 and 34 CFR 1.27.
☒ Priority is claimed on the basis of Japanese Pat. Application No. 9-31530 filed February 17, 1997; Japanese Patent Application No. 9-265894 filed September 30, 1997; and Japanese Patent Application No. 10-28287 filed February 10, 1998. Priority documents are ☐ ENCLOSED
☒ NOT ENCLOSED.

☒ Japanese Laid-Open Publication No.: S61-153102.

The filing fee has been calculated as shown below:

FOR	NO. FILED	NO. EXTRA
Basic Fee		
Total Claims		
Indep Claims		
<input type="checkbox"/> Multiple Dependent Claim Presented		

Fee for extra claims: \$

SMALL ENTITY	
RATE	FEE
	\$ 395.00
	\$
	\$
	\$
TOTAL	\$

or
or
or
or
or
or
or

LARGE ENTITY	
RATE	FEE
	\$ 790.00
	\$
	\$
	\$
TOTAL	\$ 790.00

- ☐ Please charge my Deposit Account No. 10-0100 in the amount of \$
A duplicate copy of this sheet is enclosed.
☒ A check in the amount of \$790.00 to cover the filing fee is enclosed.
*Check includes assignment recording fee.
☒ The Commissioner is hereby authorized to charge payment of the fees associated with this communication and during the pendency of this application, such as an extension or issue fee if mistakenly not paid or insufficient, and/or any other fee due but not paid by check, etc., or credit any overpayment to Deposit Account No. 10-0100. A duplicate copy of this sheet is enclosed.

Dated: February 17, 1998

One Chase Road

Scarsdale, NY 10583

(914) 723-4300

LACKENBACH SIEGEL MARZULLO
ARONSON & GREENSPAN, P.C.

BY:

MYRON GREENSPAN

Reg. No. 25,680

Enclosed for filing under ☒ 35 USC 111 or ☐ 35 USC 371

TITLE OF THE INVENTION

Biasing/Erasing Oscillation circuit for Magnetic Tape Recording Apparatuses

BACKGROUND OF THE INVENTION

5 Field of the invention

This invention relates to biasing/erasing oscillation circuit for magnetic tape recording apparatuses, and more particularly to a biasing/erasing oscillation circuit for VTR which is adapted to provide an alternate current bias, for example, to a recording/reproducing head or supply to an erasing head a high frequency current for erasure.

10 Description of the prior art

Magnetic tape recording apparatuses, particularly VTR, are generally provided with a biasing/erasing oscillator for generating recording biases and/or erasing currents. Conventionally, the biasing/erasing oscillator of this kind uses an LC resonant circuit having a discrete inductor and capacitor connected in parallel therewith. Accordingly, the conventional oscillator is not only complicated in circuit structure but also expensive in price.

Under such a situation, there has been disclosed an oscillation circuit for audio tape recorders by Japanese Laid-open Publication No. S61-153102 that has been laid open on September 22, 1986, wherein an LC resonant circuit is configured by utilizing an inductance component of an erasing head instead of using a complicated oscillating transformer (inductor).

Figure 1 shows a circuit diagram showing this conventional art, wherein the oscillation circuit for tape recorders is shown. The oscillation circuit is structured by an LC parallel resonant circuit formed by an erasing head EH having an inductance L1 and

two capacitors C1 and C2 so that it cooperates with a 2-terminal inductor L0 to thereby control oscillating frequencies. In Figure 1, there are further shown stereo sound recording heads RHR and RHL. These sound recording heads RHR and RHL are respectively connected to a right sound input terminal AR and a left sound input terminal AL.

The conventional art shown in Figure 1 does not teach concrete values at all as to the resistors R1, R2 and R3 as well as the capacitors C0, C1, C2, C3 and C4, etc. for establishing required oscillating conditions. Moreover, since the conventional art is an oscillation circuit for audio tape recorders, the application of this conventional art to a VTR (VCR) requires setting on oscillating conditions necessitated for the VTR (VCR).

To cope with this, the present inventors conducted various experiments by using the Figure 1 circuit in order to divert the conventional art of Figure 1 to a VTR (VCR). VTR (VCR) biasing/erasing oscillators require a high frequency current of approximately 180 - 200 mA (RMS). Further, the impedance of the erasing head EH in the Figure 1 circuit has been set at 80Ω , because an entire-width erasing head generally used for VTR (VCR) possesses 80Ω . Under these propositions, the values of the inductors, capacitors, etc., for establishing an optimal oscillating condition, have been set as $C0 = 470 \text{ pF}$, $C1 = 0.18 \mu\text{F}$, $C2 = 0.33 \mu\text{F}$, $L0 = 220 \mu\text{H}$, $R1 = 47 \text{ k}\Omega$ through calculations and a cut-and-try technique. Note that as a transistor TR was used "2SD734". A direct current power voltage +B of 8 V was applied to the circuit. As a result of this experiment, the transistor TR of the Figure 1 circuit had a direct current as high as 144 mA flowing therethrough and accordingly the transistor TR was abnormally heated up where the Figure 1 circuit is used for a VTR (VCR) biasing/erasing oscillator. It was found from the result of the experiment that the oscillator of the Fig. 1 circuit set with the above values is impossible to put into a practical use.

5 The inventors then conducted the next experiment to apply a direct current power voltage +B of 5V to the Figure 1 circuit set with the above respective values. In this case, the direct current flowing through the transistor TR was at 80 mA, thereby eliminating the abnormal heating up in the transistor TR. However, the erasing head EH with impedance of 80Ω had a high frequency current as low as 140 mA (RMS). It was found in also this experiment that the Figure 1 circuit cannot be employed as a VTR (VCR) biasing/erasing oscillator.

10 Another experiment was further conducted on an assumption of using two erasing heads, i. e. an entire-width erasing head and a sound erasing head. In this case, the series connection of the entire-width erasing head and the sound erasing head corresponds to the erasing head EH in the Figure 1 circuit. In this experiment, the impedance of the entire-width erasing head (video erasing head) was set at 80Ω and the impedance of the sound erasing head at 34Ω with the capacitor value, etc. set at $C0 = 470\text{ pF}$, $C1 = 0.18\text{ }\mu\text{F}$, $C2 = 0.027\text{ }\mu\text{F}$, $L0 = 220\text{ }\mu\text{H}$, $R1 = 47\text{ k}\Omega$. In this experiment, a direct current power
15 voltage +B of 11 V was applied so as to allow a high frequency current of 200 mA to flow through the entire-width erasing head. The transistor TR had a direct current of as high as 280 mA flowing therethrough. Consequently, it was found also in this experiment that the conventional art of Figure 1 is impossible to utilize for a VTR (VCR) biasing/erasing oscillator.

20 SUMMARY OF THE INVENTION

Therefore, it is a primary object of this invention to provide an inexpensive biasing/erasing oscillation circuit for magnetic tape recording apparatuses by the utilization of a magnetic head as an oscillating element.

25 A biasing/erasing oscillation circuit for magnetic tape recording apparatuses

according to this invention having an entire-width erasing head for erasing signals recorded in an azimuth track, or the azimuth track and a linear track, of a magnetic tape, and a linear record erasing head for erasing signals recorded in the linear track of the magnetic tape, comprising: a series circuit connecting in series through a series junction point between at least one of the entire-width erasing head and the linear record erasing head and a inductance element: a oscillating capacitor connected in parallel with the series circuit; a transistor having a collector, base and an emitter connected to the series junction point; a direct current preventive capacitor connected between the one end of the series circuit and the base; and a bias resistor for given an bias voltage to the base.

The series circuit is configured in a first embodiment by the entire-width erasing head and the linear record erasing head, and in a second embodiment by the entire-width erasing head, the linear record erasing head and an inductor. An LC resonant circuit is formed by connecting the series circuit and the oscillating capacitor in parallel with each other. The LC resonant circuit is connected to the base of the transistor through the direct current preventive capacitor. The emitter of the transistor is connected, for example, to a series junction point between a sound erasing head and the inductor. Incidentally, the collector of the transistor is supplied with a bias voltage, while the base of the transistor is supplied with a bias current through the bias resistor. The direct current preventive capacitor prevents this bias current from flowing into the LC resonant circuit.

Part of the high frequency current flowing through the LC resonant circuit is supplied to the base of the transistor through the direct current preventive capacitor. Consequently, the transistor is driven to provide an oscillating state in the LC resonant circuit. At this time, the transistor emitter current in the first embodiment flows through at least one of the entire-width erasing head and the linear record erasing head, while it, in the second embodiment, flows only through the inductor.

If the series circuit is configured, according to this invention, by the entire-width erasing head and the linear record erasing head so that the series circuit is connected with the oscillating capacitor in parallel therewith, there is no necessity of employing an especial inductance element.

5 Meanwhile, if the series circuit is configured by the entire-width erasing head, the linear record erasing head and the inductor so that the series circuit is connected with the oscillating capacitor with each other, a direct current is prevented from flowing through the entire-width erasing head and/or the linear record erasing head constituting, by the inductor, the series circuit to thereby prevent against occurrence of distortions in the
10 erasing current.

The above described objects and other objects, features, aspects and advantages of the present invention will become more apparent from the following detailed description of the present invention when taken in conjunction with the accompanying drawings.

15 BRIEF DESCRIPTION OF THE DRAWINGS

Figure 1 is a circuit diagram showing a conventional oscillation circuit for audio tape recorders;

Figure 2 is a circuit diagram showing an oscillation circuit for VTR according to one embodiment of this invention;

20 Figure 3 is an illustrated diagram showing a video tape;

Figure 4 is a graph showing a variation, against time T, of erasing currents I1 and I2 flowing through an entire-width erasing head and a sound erasing head in the Figure 2 embodiment;

Figure 5 is a circuit diagram showing another embodiment of this invention; and

25 Figure 6 (A) is a graph representing a variation, against time T, of the voltage V_0

and the erasing current I11 given to an LC resonant circuit, while Figure 6 (B) is a graph showing a variation, against time T, of the voltage V_p at a point P and the voltage V_Q at a point Q when the erasing current I11 is flowing.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

A biasing/erasing oscillation circuit 10 for VTR as an embodiment as illustrated in Figure 2 includes a terminal 12, wherein the terminal 12 is connected to one end of a resistor R1. The resistor R1 has the other end connected to one end of a varistor R2 so that the resistor R1 and the varistor R2 have a junction point that is grounded through a video recording and reproducing head 14. The video recording and reproducing head 14 records video signals on a video track as shown in Figure 3, and reproduces the video signal recorded on the video track. The other end of the varistor R2 is connected to one end of a capacitor C12 as a direct-current preventive capacitor through a capacitor C11. The junction point between the capacitor C11 and the capacitor C12 is connected to a series circuit 20 formed by an entire-width erasing head 16 and a linear erasing head 18. Incidentally, the junction point between the capacitor C11 and the capacitor C12 is connected to one end of the series circuit 20, i.e. one end of the entire-width erasing head 16, while the other end of the series circuit 20, i. e. one end of the linear erasing head 18, is grounded. The junction point between the capacitor C11 and the capacitor C12 is connected to one end of a capacitor 13 as an oscillating capacitor, with the other end thereof grounded. In this manner, an LC resonant circuit 22 is formed by connecting the series circuit 20 and the capacitor C13 in parallel with each other.

The other end of the capacitor C12 is connected to a base of a transistor T11 so that the capacitor C12 and the base of the transistor T11 have a junction point therebetween to which one end of a resistor R3 is connected. The other end of the resistor R3 is connected

to a bias B. The bias B is connected to a collector of the transistor T11 and also to one end of a capacitor C14. The other end of the capacitor C14 is grounded. The transistor T11 has an emitter connected to one end of a resistor R4, while the other end of the resistor R4 is connected to a series junction point between the sound erasing head 18 and an inductor L1.

In this embodiment, the bias B is supplied with a direct current power of 5 V, wherein an impedance given of 80Ω (measuring current 10 mA) at 70 kHz is employed for the entire-width erasing head 16 while an impedance given of 34Ω (measuring current 10 mA) at 70 kHz is used for a sound erasing head 18. The capacitor C12 is 470 pF, and the capacitor C13 is $0.018 \mu F$. The resistor R3 uses $47 k\Omega$, and the resistor R4 uses 1Ω (oscillation strength adjusting resistor).

Part of the high frequency current flowing through the LC resonant circuit 22 is positively fed back to the base of the transistor T11 via the capacitor C12. This causes the transistor T11 to be driven to provide an oscillating state continuously in the oscillation circuit 24. Where erasing a recorded signal from a video tape shown in Figure 3, the high frequency currents I1 and I2 respectively flow through the entire-width erasing head 16 and the sound erasing head 18 so that the entire-width erasing head 16 and the sound erasing head 18 can exert intense alternate current magnetic fields, respectively, through a video track and an audio track on the video tape. Here, a video track shown in Figure 3 is an azimuth track, while a sound track is a linear recording track. Note that the linear recording track includes, besides the sound track, a control track for recording thereon control signals.

Meanwhile, where recording a signal onto a video tape, a high frequency current I1 is supplied as an alternate current bias to the video recording and reproducing head 14 from the oscillation circuit 24 through the capacitor C11 and the resistor R2.

Consequently, the signal current, that is inputted from the terminal 12 through the resistor R1, is superposed over by the alternate current bias (bias current) and recorded onto the video tape.

In the Figure 2 embodiment, there was no necessity of separately providing an exclusive element (oscillating transformer) for oscillation because the coils wound around the respective cores of the entire-width erasing head 16 and the sound erasing head 18 are utilized as an inductance for the oscillation circuit 24. Therefore, the price is inexpensive.

In the Figure 2 embodiment, however, there may arise a problem of distortions in the erasing current. More specifically, the emitter current in the transistor T1 contains a direct current component, which causes distortions in the erasing current I2 as shown in Figure 4. In this case, when erasing a sound signal recorded on the magnetic tape, the magnetic tape is given a direct current bias so that the magnetic tape is erased in a state that an S-polarity or N-polarity magnetism of the direct current component remains thereon. Therefore, the magnetic tape has a reduced dynamic range so that there may be a case that the magnetic tape has distortions in recorded signals when the signal is recorded thereon in an overlapped manner.

The distortion in the erasing current can be eliminated by another embodiment according to this invention as shown in Figure 5. The Figure 5 embodiment is the same as the Figure 2 embodiment, except for the points given below. Accordingly, the same or similar components are denoted by a same reference symbol, to omit duplicated explanations. That is, the Figure 5 embodiment has a series circuit configured by the entire-width erasing head 16, the linear erasing head 18 and the inductor L1. The entire-width erasing head 16 has one end connected to the capacitor C11, and the linear erasing head 18 and the inductor L1 has therebetween a series junction point connected to

the emitter of the transistor T11 through the resistor R4. The other end of the inductor L1 is in ground.

In this embodiment, when the transistor T11 is driven, the oscillation circuit 24 operates and both the entire-width erasing head 16 and the linear erasing head 18 have a high frequency current I11 flowing therethrough. In an erase operation accordingly, the entire-width erasing head 16 causes erasure from the azimuth track, or the azimuth and linear recording tracks, while the linear erasing head 16 causes erasure from the linear recording track. Incidentally, because the emitter current of the transistor T11 flows through only the inductor L1 via the resistor R4, there is no possibility that the direct current component mixed in the emitter current is given onto the video tape during the erase operation. Also, the capacitor C12 serves to prevent the direct current given from the bias B through the resistor R3 from flowing through the LC resonant circuit 22.

In the biasing/erasing oscillation circuit 10 for VTR (VCR) of this embodiment, characteristics as shown in Figure 6(A) and Figure 6(B) are provided. That is, Figure 6(A) is a graph showing a variation, with respect to time, in the voltage V_o at a point O (voltage given to the LC resonant circuit 22) and the erasing current I11 flowing through the series circuit 20. Figure 6(B) is a graph showing the variation, with respect to time, in the voltage V_p at a point P and the voltage V_Q at a point Q through which the erasing current I11 is flowing. As shown in Figure 6(A), the erasing current I11 is free of such distortions that are encountered in the erasing current I2 flowing through the sound erasing head 3 in the conventional biasing/erasing oscillation circuit 1 shown in Figure 4. Since in Figure 6(A) and Figure 6(B) the horizontal scale has a unit division denoting 5 μ sec. (5 μ sec./d), one period can be read as approximately 15 μ sec. Accordingly, the erasing current I11 has a frequency of approximately 70 kHz when the oscillation circuit 24 is oscillating.

Meanwhile, the erasing current I11, when measured by a distortion meter (not shown), has a measured value of 2 percent. Therefore, improvement has been made against distortions as compared to the erasing current I2 of the conventional biasing/erasing oscillation circuit 1 (Figure 3) having a distortion meter measurement value of 5-17 percent.

According to the Figure 5 embodiment, the entire-width erasing head 16 and the sound erasing head 18 are utilized as an oscillating element, thereby reducing the price. Moreover, since direct current from the bias B is prevented by the capacitor C12 and the emitter current of the transistor T11 is allowed to flow through the inductor L1, the erasing current is prevented from occurring distortion therein. Therefore, when signals are recorded in an overlapped manner on the video tape, distortion components contained in the recording signals are reduced.

Although the present invention has been described and illustrated in detail, it is clearly understood that the same is by way of illustration and example only and is not to be taken by way of limitation, the spirit and scope of the present invention being limited only by the terms of the appended claims.

WHAT IS CLAIMED IS

1. A biasing/erasing oscillator in a magnetic tape recording apparatus having an entire-width erasing head for erasing signals recorded in an azimuth track, or the azimuth track and a linear track, of a magnetic tape, and a linear record erasing head for erasing signals recorded in the linear track of the magnetic tape, comprising:

a series circuit connecting in series through a series junction point between at least one of said entire-width erasing head and said linear record erasing head and a inductance element:

a oscillating capacitor connected in parallel with said series circuit;

a transistor having a collector, base and an emitter connected to said series junction point;

a direct current preventive capacitor connected between said one end of said series circuit and said base; and

a bias resistor for given an bias voltage to said base.

2. An oscillator according to claim 1, wherein said inductance element is a remainder other than said entire-width erasing head and said linear record erasing head.

3. An oscillator according to claim 1, wherein said inductance element is an inductor.

4. An oscillator according to claim 3, wherein said series circuit includes two erasing heads of head entire-width erasing head and said linear record erasing head and said inductor, said series junction point is a junction point between said two erasing heads and said inductor.

ABSTRACT OF THE DISCLOSURE

A biasing/erasing oscillator includes a series circuit formed by an entire-width erasing head, a linear record erasing head and an inductor. The series circuit is connected in parallel with an oscillating capacitor to form an LC resonant circuit. The LC resonant circuit is connected to a base of a transistor through a direct current preventive capacitor. The transistor has an emitter is connected to a series junction point, for example, between a sound erasing head and the inductor. A collector of the transistor is supplied with a bias voltage, while the transistor base is supplied with a bias current through a bias resistor. The direct current preventive capacitor prevents the bias current from flowing into the LE resonant circuit.

10

FIG. 1

PRIOR ART




FIG. 2




FIG. 3

VIDEO TAPE (MAGNETIC RECORDING TAPE)




FIG. 4




FIG. 5






FIG. 6



**UNITED STATES -- PATENT
DECLARATION FOR PATENT APPLICATION**

Attorney's Docket No.: **P-98F2**

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled **BIASING/ERASING OSCILLATION CIRCUIT FOR MAGNETIC TAPE RECORDING APPARATUSES,**

the specification of which

(check one)

☐ is attached hereto.

☒ was filed on February 17, 1998, as

Application Serial No.: 09/024,771

and was amended on _____
(if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a).

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s):


Appln. No.	Country	Date Filed	Priority Claimed
Pat. Appln. 9-31530	Japan	February 17, 1997	<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO
Pat. Appln. 9-265894	Japan	September 30, 1997	<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO
Pat. Appln. 10-28287	Japan	February 10, 1998	<input checked="" type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code §112, I acknowledge the duty to disclose information which is material to patentability as defined in Title 37, Code of Federal Regulations, §1.56(a) which became available between the filing date of the prior application and the national or PCT international filing date of this application:

Appln. Serial No.	Filing Date	Status: Patented, Pending, Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned
		<input type="checkbox"/> Patented <input type="checkbox"/> Pending <input type="checkbox"/> Abandoned

POWER OF ATTORNEY

I hereby appoint the following attorney(s) and/or agent(s) to prosecute the application entitled **BIASING/ERASING OSCILATION CIRCUIT FOR MAGNET TAPE RECORDING APPARATUSES** and to transact all business in the Patent and Trademark Office connected therewith:



HENRY A. MARZULLO, JR., Reg. No. 20,910;

HOWARD N. ARONSON, Reg. No. 27,302; and

MYRON GREENSPAN, Reg. No. 25,680.

Address all telephone calls to *Myron Greenspan*, at telephone number (914) 723-4300, or to the attorney executing the last document.

Address all correspondence to **LACKENBACH SIEGEL MARZULLO ARONSON & GREENSPAN, P.C.**
at **Penthouse Suite, One Chase Road, Scarsdale, New York 10583 U.S.A.**

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code, and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of First or Sole Inventor Yoshio HIGUCHI	Citizenship JAPAN
RESIDENCE Address -- Street c/o Funai Electric Co. Ltd., 7-1, 7-Chome, Nakagaito	POST OFFICE Address -- Street (same as residence)
City (Zip) Daito-shi, Osaka	City (Zip)
State or Country JAPAN	State or Country
Date March 9, 1998	Signature <i>Y. Higuchi</i>

☐ Additional inventors are being named on separately numbered sheets attached hereto.